

B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

June 2025 Semester End Main Examinations

Programme: B.E.

Semester: III

Branch: Computer Science and Engineering

Duration: 3 hrs.

Course Code: 23CS3ESCOA / 22CS3PCCOA

Max Marks: 100

Course: Computer Organization and Architecture

Instructions: 1. Answer any FIVE full questions, choosing one full question from each unit.
2. Missing data, if any, may be suitably assumed.

		STR2 respectively. The string ends with the carriage return (CR) character with ASCII code 0x0D. Write an assembly level language program to store the concatenated strings in a memory starting at address RESULT.			
3	b)	Explain in detail about Stack Frame with a neat diagram.	CO3	PO3	10
		OR			
4	a)	Write RISC-style program that reads a line of characters and displays it.	CO2	PO1	10
	b)	Explain Shift and Rotate instructions with an example.	CO2	PO1	10
		UNIT - III			
5	a)	Explain Synchronous DRAMs with neat diagram.	CO3	PO1	10
	b)	Design 4M x 32 memory using 512K x 32 memory modules.	CO3	PO3	10
		OR			
6	a)	Explain the concept of memory hierarchy with a neat diagram.	CO3	PO1	10
	b)	Demonstrate Virtual Memory address translation to Physical Address with neat diagram	CO3	PO1	10
		UNIT - IV			
7	a)	i. Multiply 1101(Multiplicand) and 1011(Multiplier) using ADD-SHIFT Method. Show the solving steps completely and clearly. ii. Assuming 5-bit 2's-complement number representation, multiply the multiplicand A = 13 by the multiplier B = -6 using the Booth Multiplication algorithm. Show the solving steps completely and clearly.	CO3	PO3	10
	b)	Multiply 45 and 63 using Carry Save Addition Method. Show the solving steps completely and clearly.	CO3	PO3	10
		OR			
8	a)	Using restoring and non-restoring division algorithm, divide 1000 by 11. Show the solving steps completely and clearly.	CO3	PO3	10
	b)	Assuming 6-bit 2's-complement number representation, multiply the multiplicand A = -23 by the multiplier B = 16 using the Bit Pair Recoding algorithm. Show the solving steps completely and clearly.	CO3	PO3	10
		UNIT - V			
9	a)	Considering five-stage Datapath in a processor, write Sequence of actions needed to fetch and execute each of the following instructions: i. Load R5, X(R7) ii. Unconditional branch instruction iii. Call Register R9	CO3	PO3	10

		b)	Analyze basic block organization of a hardwired control unit with diagram	CO3	PO3	10
			OR			
	10	a)	Differentiate between an UMA multi-processor and NUMA multiprocessor	CO2	PO1	05
		b)	Illustrate the two methods that can be used to resolve the cache coherence.	CO3	PO2	05
		c)	Explain two alternatives for implementing dual port register file, with neat diagram.	CO3	PO1	10

REAPPEAR EXAMS 2024-25