

U.S.N.									
--------	--	--	--	--	--	--	--	--	--

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## January / February 2025 Semester End Main Examinations

**Programme: B.E.**

**Semester: III**

**Branch: Computer Science and Engineering**

**Duration: 3 hrs.**

**Course Code: 23CS3ESCOA / 22CS3PCCOA / 19CS3PCCOA**

**Max Marks: 100**

**Course: Computer Organization and Architecture**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

			UNIT - I			CO	PO	Marks
<b>Important Note:</b> Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.	1	a)	I. Convert the following pairs of decimal numbers to 5-bit 2's complement numbers, and then perform addition and subtraction on each pair. Indicate whether or not overflow occurs for each case. (i) 7 and 13    (ii) -12 and 9.  II. Repeat the Problem (I) for the subtract operation, where the second number of each pair is to be subtracted from the first number. State whether or not overflow occurs in each case.					
		b)	With neat diagram explain the Basic Functional units of a Computer.			CO1	PO1	5
		c)	Write a CISC-style program for computing the dot product of two vectors.					
	<b>OR</b>							
	2	a)	Define Addressing Mode. Explain any 5 addressing modes with an example.			CO1	PO1	10
		b)	i. Consider a computer has a byte-addressable memory organized in 32-bit words according to the Little-endian scheme. Show the contents of the two memory words at locations 2000 and 2004 after the hexadecimal number 0x8038020611121720 has been entered.  ii. Repeat the problem (i) for Big-endian scheme.  Note: 0x represents Hexadecimal number.					
		c)	Write a sequence of instructions for the following mathematical expression $X = (A+B) / E * (C*D) - F$ .			CO1	PO2	5
	<b>UNIT - II</b>							
	3	a)	Explain the concept of parameter passing by value & reference with a program of adding two numbers.			CO1	PO1	10
		b)	How can the processor recognize the device requesting an interrupt? Given that different devices are likely to require different interrupt-					

		service routines, how can the processor obtain the starting address of the appropriate routine in each case? Should a device be allowed to interrupt the processor while another interrupt is being serviced? How should two or more simultaneous interrupt request be handled?			
		<b>OR</b>			
4	a)	Analyze the role of subroutine linkage register & stack in execution of subroutines.	CO1	PO1	<b>10</b>
	b)	Write a assembly program that finds the number of negative integers in a list of n integers and stores the count in location NEGNUM. The value n is stored in memory location N, and the first integer in the list is stored in location NUMBERS. Include the necessary assembler directives and a sample list that contains six numbers, some of which are negative.	CO3	PO3	<b>10</b>
		<b>UNIT - III</b>			
5	a)	Demonstrate the Translation of Virtual Address to Physical Address with a neat diagram	CO3	PO3	<b>10</b>
	b)	With a necessary diagram design and explain organization of 1K x 1 memory chip. Arrange the memory cells in the form rows and columns with necessary decoder and multiplexer.	CO3	PO3	<b>5</b>
	c)	Suppose cache memory has 128 blocks and main memory has 4K blocks. Each block consists of 16 words. Each word size is of one byte. Determine number of tag bits, set bits and block bits in case of set associative mapping with each set comprising of 2 blocks.	CO3	PO3	<b>5</b>
		<b>OR</b>			
6	a)	Explain the different cache mapping functions.	CO1	PO1	<b>10</b>
	b)	A computer system uses 16-bit memory addresses. It has a 4K-byte cache organized in a direct mapped manner with 64 bytes/ cache block. Assume that the size of each memory word is 1 byte. Calculate the number of bits in each of the TAG, BLOCK and WORD fields of the memory addresses.	CO3	PO3	<b>5</b>
	c)	Explain the concept of memory hierarchy with a neat diagram.	CO1	PO1	<b>5</b>
		<b>UNIT - IV</b>			
7	a)	Explain the IEEE Floating Point Formats, Represent $(0.0625)_{10}$ in Single Precision and Double Precision Floating Point Formats.	CO1	PO1	<b>8</b>
	b)	Multiply (+22) (Multiplicand) x Multiplier (-6) using Booth's Algorithm Method. Show the solving steps completely and clearly.	CO3	PO3	<b>6</b>
	c)	Multiply 110101 (Multiplicand) x 011011 (Multiplier) using Bit-Pair Recoding Method. Show the solving steps completely and clearly.	CO3	PO3	<b>6</b>

<b>OR</b>							
	8	a)	Multiply $14 \times 12$ using sequential circuit binary multiplier along with the hardware.	<i>CO3</i>	<i>PO3</i>	<b>8</b>	
		b)	Perform $8 / 3$ Division using Restoring and Non-Restoring Algorithm. Show the steps completely and clearly.	<i>CO3</i>	<i>PO3</i>	<b>12</b>	
<b>UNIT - V</b>							
	9	a)	Explain the sequence of actions needed to fetch and execute the instructions. (i) Add R3, R4, R5 (ii) Load R5, X(R7) (iii) Store R6, X(R8)	<i>CO2</i>	<i>PO3</i>	<b>10</b>	
		b)	With a neat diagram explain the Hardwired control unit.	<i>CO1</i>	<i>PO2</i>	<b>10</b>	
<b>OR</b>							
	10	a)	List the two methods to resolve Cache Coherence problem and explain.	<i>CO1</i>	<i>PO2</i>	<b>5</b>	
		b)	Differentiate between UMA & NUMA multiprocessors.	<i>CO1</i>	<i>PO2</i>	<b>5</b>	
		c)	Considering five-stage Datapath in a processor, write Sequence of actions needed to fetch and execute each of the following instructions: (a) Unconditional branch instruction (b) Call Register R9	<i>CO2</i>	<i>PO3</i>	<b>10</b>	

\*\*\*\*\*