

		UNIT - II			
3	a)	Realize the given 4-variable expression using $f(a,b,c,d)=\sum m(4,5,7,9,11,12,13,15)$ i) An 8-to-1 line multiplexer where a, b and c are select lines. ii) An 4-to-1 line multiplexer where a and b are select lines.	CO3	PO3	10
	b)	Design the realization of 8-to-3 line encoder. Extend the logic to realize 8-to-3 line priority encoder.	CO3	PO3	10
		UNIT - III			
4	a)	Describe Programmable logic devices and provide the general structure. Realize the following Boolean expressions using a PROM. (i) $f1(x2, x1, x0) = \sum m(0,1,2,5,7)$ (ii) $f2(x2, x1, x0) = \sum m(1,2,4,6)$	CO3	PO3	10
	b)	Design the following functions using PLA with 3 inputs, 3 product terms, 2 output and show the PLA table. i) $f1(a,b,c)=\sum m(4,5,7)$ ii) $f2(a,b,c)=\sum m(3,5,7)$	CO3	PO3	10
		UNIT - IV			
5	a)	Summarize the working of a Master Slave JK Flip-flop with the help of a logic diagram, timing diagram and truth table.	CO2	PO2	10
	b)	Derive the characteristics equation for SR and D Flip-flops.	CO2	PO2	10
		UNIT - V			
6	a)	Design a self-correcting modulo-6 synchronous counter in which all unused state leads to state CBA=000 using JK Flip-flop.	CO3	PO3	10
	b)	Design a 3 bit binary ripple counter that counts up using JK Flip Flop and explain the working.	CO3	PO3	5
	c)	Differentiate between combinational circuits and sequential circuits with example for each.	CO2	PO2	5
		OR			
7	a)	Design a sequence detector using Moore model, that receives binary stream at its input, X and signals when a combination '011' arrives at the input by making its output, Y high which otherwise remains low. Consider the data is coming from left i.e. the first bit to be identified is 1, second 1 and third 0 from the input sequence.	CO3	PO3	10
	b)	Compare Moore and Mealy models for designing synchronous sequential circuits.	CO2	PO2	5
	c)	Write the mealy model state diagram to detect the sequence 101.	CO2	PO2	5
