

U.S.N.								
--------	--	--	--	--	--	--	--	--

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## September / October 2023 Supplementary Examinations

**Programme: B.E.**

**Branch: Common to all Branches**

**Course Code: 18EC1ESECE / 18EC2ESECE**

**Course: Elements of Electronics Engineering**

**Semester: I / II**

**Duration: 3 hrs.**

**Max Marks: 100**

**Date: 19.09.2023**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

### UNIT - I

1	a) Explain the V-I characteristics of PN junction diode with Shockley's equation. <b>08</b>
	b) A diode with $V_f=0.7V$ is connected as a half wave rectifier. The load resistance is $600\ \Omega$ and the RMS AC input is 24V. Determine the peak output voltage, peak load current and diode reverse voltage. <b>06</b>
	c) Explain the avalanche and Zener breakdown. <b>06</b>

### OR

2	a) Derive the expression for Ripple factor and efficiency of Half-wave rectifier. <b>10</b>
	b) Design a zener regulator for following specification: Load current $I_L = 20\text{mA}$ output voltage $V_0 = 5\ \text{V}$ , Zener wattage $P_z = 500\text{mW}$ , Input voltage $V_i = 12+2\text{V}$ and $I_{Z\min} = 8\ \text{mA}$ . <b>05</b>
	c) Explain the working of Half - Wave Rectifier with circuit diagram and wave form. <b>05</b>

### UNIT - II

3	a) With a neat diagram, explain the input and output characteristics of a transistor in common emitter configuration. <b>10</b>
	b) With a neat diagram derive equations for $I_C$ and $V_{CE}$ of voltage divider bias circuit using approximate analysis. Accurately analyze voltage divider bias circuit with supply of 25V, $R_C = 4.7\text{k}\Omega$ , $R_E = 3.3\text{k}\Omega$ , $R_1 = 33\text{k}\Omega$ , $R_2 = 12\text{k}\Omega$ and $\beta = 50$ to determine Q-point. <b>10</b>

### OR

4	a) Deduce the relationship between various Transistor current and also $\alpha$ and $\beta$ of a transistor. In a common emitter transistor circuit, if $\beta = 100$ and $I_B = 50\mu\text{A}$ , compute the values of $\alpha$ , $I_E$ and $I_C$ . <b>10</b>
	b) What is bias stabilization? List causes for bias instability. <b>10</b>

### UNIT - III

5	a) Describe basic principle of oscillator with a block diagram? <b>05</b>
---	---

**Important Note:** Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.

b) Draw the circuit diagram of Hartley oscillator and explain its operation. **05**

c) Explain the working of operational amplifier with a neat block diagram. Design an inverting summer using op-amp with the resistance values of  $R_f=90K\Omega$ ,  $R_1=1K\Omega$ ,  $R_2=10K\Omega$  and  $R_3=100k\Omega$ . Calculate its output voltage in terms of its input voltages  $V_1$ ,  $V_2$  and  $V_3$ . **5+5**

#### **UNIT - IV**

6 a) State and prove De Morgan's law. **06**

b) Simplify the following Boolean expression using Boolean Laws and Realize using only NAND gates.

i)  $f(W, X, Y, Z) = \bar{W}XY\bar{Z} + XYZ\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}Z$

ii)  $f(A, B, C) = AB + \bar{A}BC + A\bar{C} + \bar{A}\bar{B}C$

c) Design a two input adder using only NAND gates **04**

#### **UNIT - V**

7 a) Explain a digital communication system with a block diagram **10**

b) Briefly explain the concept of Internet of Things (IoT). **10**

\*\*\*\*\*