

B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

January / February 2025 Semester End Main Examinations

Programme: B.E.

Branch: Electronics and Communication Engineering

Course Code: 22EC3PCAEC




Course: Analog Electronic circuits


Semester: III



Duration: 3 hrs.




Max Marks: 100

- Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.
2. Missing data, if any, may be suitably assumed.

Important Note: Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.			UNIT – I	CO	PO	Marks
	1	a)	<p>Determine the levels of I_{CQ} and V_{CEQ} for the voltage divider bias circuit shown in the figure 1</p>  <p>Figure 1</p>	CO 2	PO 1	6
		b)	<p>Analyze the circuit shown in Figure 2 and sketch the input and output voltage waveform assuming an ideal diode. ($V_i = 20\sin\omega t$)</p>  <p>Figure 2</p>	CO3	PO2	06
		c	<p>Draw the r_e model for a voltage divider bias configuration and derive expressions for input impedance, output impedance and voltage gain.</p>	CO2	PO1	08
			OR			
	2	a)	<p>Design a suitable circuit for the block shown below which has input and output waveforms as indicated</p>  <p>OR</p>	CO3	PO2	8

	b)	Explain the working of voltage divider bias circuit using approximate analysis and for the voltage divider bias configuration having $R_1=33K\Omega$, $R_2=8.6K\Omega$, $R_C=3.9K\Omega$, $R_E=1.2K\Omega$, $V_{CC}=20V$, $\beta=110$. Calculate V_B , I_B , V_E , V_{CE}	CO2	PO1	12
		UNIT II			
3	a)	With a neat block diagram derive expressions for gain with feedback, input impedance and output impedance for current series feedback configuration	CO2	PO1	06
	b)	A class B power amplifier output stage is required to deliver an average power of 100W into a 16Ω load. The power supply should be 4V greater than the corresponding peak sine-wave output voltage. Determine the power supply voltage required (to the nearest volt in the appropriate direction), the peak current from each supply, the total supply power, and the power conversion efficiency. Also determine the maximum possible power dissipation in each transistor for a sinewave input.	CO2	PO2	10
	c)	Derive an expression for miller effect induced input and output capacitance for an inverting amplifier	CO2	PO1	04
		OR			
4	a)	Suggest a suitable method to increase the efficiency of series fed Class A Power Amplifier and deduce an expression to prove the efficiency is higher than Series fed Class A type.	CO2	PO1	8
	b)	Determine the voltage gain, input and output impedance with feedback for voltage series feedback having $A=90$, $R_i=15K\Omega$, $R_o=20K\Omega$ for feedback of: i) $\beta=-0.2$ ii) $\beta=-0.75$	CO3	PO3	6
	c)	Calculate the total harmonic distortion for an output signal having fundamental amplitude of 2.5V, second harmonic of amplitude 0.25, third harmonic amplitude of 0.1V and fourth harmonic amplitude of 0.05V	CO3	PO3	6
		UNIT - III			
5	a)	Design the circuit of Figure 3 so that the transistor operates at $I_D = 0.4\text{ mA}$ and $V_D = +0.5V$. The NMOS transistor has $V_t = 0.7\text{ V}$, $\mu_n C_{ox} = 100\text{ }\mu\text{A/V}^2$, $L = 1\text{ }\mu\text{m}$, and $W = 32\text{ }\mu\text{m}$. Neglect the channel-length modulation effect (i.e., assume that $\lambda=0$).  Figure 3	CO4	PO3	10
	b)	Discuss the need for biasing MOS amplifiers. Describe different types of biasing in MOS amplifier circuits.	CO1	-	10

			OR			
6	a)	Derive an expression for the drain current of NMOS transistor operating in (i) Triode region and (ii) Saturation region	CO2	PO1	10	
	b)	<p>The NMOS transistors in the circuit of Fig. 4 have $V_t = 1\text{ V}$, $\mu_n C_{ox} = 120\text{ }\mu\text{A/V}^2$, $\lambda = 0$, and $L_1 = L_2 = 1\text{ }\mu\text{m}$. Find the required values of gate width for each of Q_1 and Q_2, and the value of R, to obtain the voltage and current values indicated.</p>  <p>Figure 4</p>	CO3	PO2	10	
		UNIT – IV				
7	a)	Derive an expression for i) input impedance ii) output impedance iii) voltage gain and overall voltage gain for a common source amplifier with source resistance	CO2	PO1	10	
	b)	<p>Identify the circuit shown in the figure 5, explain its significance in biasing the MOS amplifier</p>  <p>Figure 5</p>	CO3	PO2	10	
		OR				
8	a)	Develop the T equivalent circuit model for the MOSFET, draw the necessary diagrams and explain.	CO3	PO2	8	
	b)	Derive the expression for input resistance, output resistance, voltage gain and overall voltage gain of a common gate MOSFET amplifier	CO2	PO2	12	

UNIT – V						
9	a)	Find the output voltage V_0 for the circuit given in Figure 6.	CO2	PO1	10	
						
		Figure 6				
	b)	Identify the circuit shown in figure 7, with appropriate mathematical analysis determine the kind of output generated.	CO3	PO3	10	
						
		Figure 7				
OR						
10	a)	Using a neat block diagram explain the working of Phase locked loop	CO1	-	10	
	b)	Find V_0 for the circuit shown in figure 8	CO2	PO1	10	
						
		Figure 8				
