

	b)	Design a Verilog code for 4:1 multiplexer with gate-level modeling. Also write the stimulus to test the design.	CO3	PO3	8
	c)	Describe Gate Delays with Verilog format.	--	--	6
		OR			
4	a)	Given wire a = 1'b0; wire [1:0] b = 2'b10; wire [2:0] c = 3'b101; Evaluate i. {4{a}, &b} ii. {4{a}, 2{b}, c} iii. {4{a}, c, (a && b)}	CO1	PO1	6
	b)	Design a Verilog code for 4-bit Ripple Carry Adder with full adder as building block. Also realize the full adder using dataflow modeling.	CO3	PO3	8
	c)	Explain implicit continuous assignments using logical operators as example.	--	--	6
		UNIT - III			
5	a)	Discuss the Verilog case statements with syntax. Apply the concept of Verilog case on output Q for a JK flip-flop to describe its behaviour. Write the stimulus block to test the code.	CO1	PO1	10
	b)	Explain Conditional Statements with suitable example.	--	--	10
		OR			
6	a)	Explain Verilog loop statements with syntax and example. Generate the clock pulse of time period 40 ns with 10% duty cycle using forever statement. Initially clock is at logic 1 at 0 ns.	CO1	PO1	10
	b)	Briefly discuss blocking and non-blocking statements, sequential and parallel blocks in the context of behavioural modeling.	--	--	10
		UNIT - IV			
7	a)	With the help of a neat flowchart, describe the logic synthesis process of converting RTL to gates.	--	--	10
	b)	Analyze the following snippet of Verilog code, write the complete Verilog description and interpreted logic diagram with combination of multiplexers and gates. Also write the stimulus block to test the design. always @(x) begin if (x[0]) y = 2'b00; else if (x[1]) y = 2'b01; else if (x[2]) y = 2'b10; else if (x[3]) y = 2'b11; else y = 2'bxx; end	CO2	PO2	10

			OR			
	8	a)	Discuss Verilog modeling tips with the intention of getting optimized hardware as the output of logic synthesis.	--	--	10
		b)	Analyze the Verilog code snippet given below. Complete the code and draw the synthesized logic diagram. Also write the stimulus block to test the design. <pre>always @ (a, b, ct) begin case (ct) 1'b0: d = a + b; 1'b1: ; endcase end</pre>	<i>CO2</i>	<i>PO2</i>	10
			UNIT - V			
	9	a)	With the help of neat diagrams, briefly describe the building blocks of an FPGA.	--	--	10
		b)	Develop the Moore type FSM to detect the sequence 101 with overlapping allowed. Develop a synthesizable Verilog module for the same.	<i>CO3</i>	<i>PO3</i>	10
			OR			
	10	a)	With the help of neat flowchart, describe the VLSI System design using FPGA.	--	--	10
		b)	Develop a synthesizable Verilog module for serial adder using Moore machine.	<i>CO3</i>	<i>PO3</i>	10
