

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## July 2023 Semester End Main Examinations

**Programme: B.E.**

**Branch: Electronics and Communications Engineering**

**Course Code: 16EC6DCMSD**

**Course: Mixed Signal Design**

**Semester: VI**

**Duration: 3 hrs.**

**Max Marks: 100**

**Date: 10.07.2023**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

| UNIT - I   |    |  | CO  | PO  | Marks     |
|--|----|--|-----|-----|-----------|
| 1  | a) | Obtain the small-signal voltage gain of a source follower and also analyze the nonlinearity and the voltage headroom limitation.   | CO2 | PO2 | <b>10</b> |
|  | b) | <p>A differential amplifier shown in Figure 1 uses resistor than current source to define tail current of 1 mA. Assume <math>(W/L)_{1,2} = 20/0.5</math>, <math>\mu_n C_{ox} = 60 \mu\text{A}/\text{V}^2</math>, <math>V_{TH} = 0.6 \text{ V}</math>, <math>\lambda = \gamma = 0</math> and <math>V_{DD} = 3 \text{ V}</math>.</p> <p>(i) What is the required input CM for which <math>R_{SS}</math> sustains 0.5 V?<br/> (ii) Calculate <math>R_D</math> for a differential gain of 5.</p> <p>What happens at the output if the input CM level is 30 mV higher than the value calculated in (a)?</p> | CO1 | PO1 | <b>10</b> |
| <p><b>Important Note:</b> Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.</p> |    |  |     |     |           |
| Fig. 1: Question 1.(b)   |    |  |     |     |           |
| UNIT - II  |    |  |     |     |           |
| 2  | a) | Justify the importance of op-amp design parameters from the point of view of system design.  | CO1 | PO1 | <b>10</b> |
|  | b) | Justify how two stage op-amps can overcome the gain and output swing limitation encountered by cascode op-amp.   | CO  | PO  | <b>10</b> |

| <b>UNIT - III</b> |                    |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|-------------------|--------------------|--|---------------|--------------------|-----------|---|-----|-------|-----|--------|-----|-----|-----|-----|-----|-------|-----|--------|-----|-------|--|--|--|
| 3                 | a)                 | A VCO senses a small sinusoidal control voltage $V_{\text{cont}} = V_m \cos(\omega_m t)$ . Determine the output waveform and its spectrum.   | <i>CO1</i>    | <i>PO1</i>         | <b>10</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|                   | b)                 | Calculate the change in phase error if type 1 PLL experiences a frequency step $\Delta\omega$ at $t = 0$ .   | <i>CO1</i>    | <i>PO1</i>         | <b>06</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|                   | c)                 | Demonstrate the implementation of a simple PLL in CMOS technology with necessary explanation.  | <i>CO1</i>    | <i>PO1</i>         | <b>04</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| <b>OR</b>         |                    |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 4                 | a)                 | Obtain the transfer function of charge-pump PLL. Discuss the stability issues.   | <i>CO1</i>    | <i>PO1</i>         | <b>10</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|                   | b)                 | Illustrate the relevance of various performance parameters of a VCO in the context of PLL design.  | <i>CO1</i>    | <i>PO1</i>         | <b>10</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| <b>UNIT - IV</b>  |                    |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 5                 | a)                 | A S/H circuit settles to within 1 percent of its final value at $6 \mu\text{s}$ . What is the maximum resolution and speed with which an ADC can use this data assuming that the ADC is ideal?   | <i>CO1</i>    | <i>PO1</i>         | <b>06</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|                   | b)                 | Determine the maximum DNL (in LSBs) for a 3-bit DAC, which has the following characteristics. Does the DAC have 3-bit accuracy? If not, what is the resolution of the DAC having this characteristic?  | <i>CO1</i>    | <i>PO1</i>         | <b>06</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|                   |                    | <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th style="text-align: center;">Digital Input</th><th style="text-align: center;">Voltage Output (V)</th></tr> </thead> <tbody> <tr><td style="text-align: center;">000</td><td style="text-align: center;">0</td></tr> <tr><td style="text-align: center;">001</td><td style="text-align: center;">0.625</td></tr> <tr><td style="text-align: center;">010</td><td style="text-align: center;">1.5625</td></tr> <tr><td style="text-align: center;">011</td><td style="text-align: center;">2.0</td></tr> <tr><td style="text-align: center;">100</td><td style="text-align: center;">2.5</td></tr> <tr><td style="text-align: center;">101</td><td style="text-align: center;">3.125</td></tr> <tr><td style="text-align: center;">110</td><td style="text-align: center;">3.4375</td></tr> <tr><td style="text-align: center;">111</td><td style="text-align: center;">4.275</td></tr> </tbody> </table> | Digital Input | Voltage Output (V) | 000       | 0 | 001 | 0.625 | 010 | 1.5625 | 011 | 2.0 | 100 | 2.5 | 101 | 3.125 | 110 | 3.4375 | 111 | 4.275 |  |  |  |
| Digital Input     | Voltage Output (V) |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 000               | 0                  |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 001               | 0.625              |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 010               | 1.5625             |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 011               | 2.0                |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 100               | 2.5                |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 101               | 3.125              |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 110               | 3.4375             |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 111               | 4.275              |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
|                   | c)                 | Establish the relevance of any four specifications of DAC.   | <i>CO1</i>    | <i>PO1</i>         | <b>08</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| <b>UNIT - V</b>   |                    |  |               |                    |           |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |
| 6                 | a)                 | For the cyclic DAC, determine the gain error for a 3-bit conversion if the feedback amplifier had a gain of $0.45\text{V/V}$ . Assume that $V_{\text{ref}}=5\text{V}$ .  | <i>CO1</i>    | <i>PO1</i>         | <b>06</b> |   |     |       |     |        |     |     |     |     |     |       |     |        |     |       |  |  |  |

|   |    |  |     |     |           |
|---|----|--|-----|-----|-----------|
|   | b) | Identify the disadvantages of single slope integrating ADC and explain the circuits used to overcome these disadvantages.  | CO1 | PO1 | <b>10</b> |
|   | c) | Design a 3-bit generic current-steering DAC. Assume that each current source $I$ is $10 \mu\text{A}$ . Find the total output current for each input code.  | CO3 | PO3 | <b>04</b> |
|   |    | <b>OR</b>  |     |     |           |
| 7 | a) | Illustrate the working of a cyclic ADC with a suitable example.  | CO1 | PO1 | <b>10</b> |
|   | b) | Explain the principle of successive approximation. Assume that $V_{in} = 2.6 \text{ V}$ , $V_{REF} = 5 \text{ V}$ and 4-bit for the successive approximation ADC and that the comparator, because of its offset, makes the wrong decision for the MSB conversion. What will be the final digital output? | CO1 | PO1 | <b>10</b> |

\*\*\*\*\*

B.M.S.C.E. - EVEN SEM 2022-23