

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## July 2023 Semester End Main Examinations

Programme: B.E.

Branch: Electronics and Communications Engineering

Course Code: 16EC6DCMSD

Course: Mixed Signal Design


Semester: VI

Duration: 3 hrs.

Max Marks: 100

Date: 10.07.2023

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

Important Note: Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.			UNIT - I	CO	PO	Marks
	1	a)	Obtain the small-signal voltage gain of a source follower and also analyze the nonlinearity and the voltage headroom limitation.	CO2	PO2	10
		b)	<p>A differential amplifier shown in Figure 1 uses resistor than current source to define tail current of 1 mA. Assume <math>(W/L)_{1,2} = 20/0.5</math>, <math>\mu_n C_{ox} = 60 \mu A/V^2</math>, <math>V_{TH} = 0.6 V</math>, <math>\lambda = \gamma = 0</math> and <math>V_{DD} = 3 V</math>.</p> <p>(i) What is the required input CM for which <math>R_{SS}</math> sustains 0.5 V?</p> <p>(ii) Calculate <math>R_D</math> for a differential gain of 5.</p> <p>What happens at the output if the input CM level is 30 mV higher than the value calculated in (a)?</p>  <p>Fig. 1: Question 1.(b)</p>	CO1	PO1	10
			UNIT - II			
	2	a)	Justify the importance of op-amp design parameters from the point of view of system design.	CO1	PO1	10
		b)	Justify how two stage op-amps can overcome the gain and output swing limitation encountered by cascode op-amp.	CO	PO	10

		UNIT - III																					
3	a)	A VCO senses a small sinusoidal control voltage $V_{cont} = V_m \cos(\omega_m t)$ . Determine the output waveform and its spectrum.	COI	POI	10																		
	b)	Calculate the change in phase error if type 1 PLL experiences a frequency step $\Delta\omega$ at $t = 0$ .	COI	POI	06																		
	c)	Demonstrate the implementation of a simple PLL in CMOS technology with necessary explanation.	COI	POI	04																		
		OR																					
4	a)	Obtain the transfer function of charge-pump PLL. Discuss the stability issues.	COI	POI	10																		
	b)	Illustrate the relevance of various performance parameters of a VCO in the context of PLL design.	COI	POI	10																		
		UNIT - IV																					
5	a)	A S/H circuit settles to within 1 percent of its final value at $6 \mu s$ . What is the maximum resolution and speed with which an ADC can use this data assuming that the ADC is ideal?	COI	POI	06																		
	b)	Determine the maximum DNL (in LSBs) for a 3-bit DAC, which has the following characteristics. Does the DAC have 3-bit accuracy? If not, what is the resolution of the DAC having this characteristic? <table><tr><th>Digital Input</th><th>Voltage Output (V)</th></tr><tr><td>000</td><td>0</td></tr><tr><td>001</td><td>0.625</td></tr><tr><td>010</td><td>1.5625</td></tr><tr><td>011</td><td>2.0</td></tr><tr><td>100</td><td>2.5</td></tr><tr><td>101</td><td>3.125</td></tr><tr><td>110</td><td>3.4375</td></tr><tr><td>111</td><td>4.275</td></tr></table>	Digital Input	Voltage Output (V)	000	0	001	0.625	010	1.5625	011	2.0	100	2.5	101	3.125	110	3.4375	111	4.275	COI	POI	06
Digital Input	Voltage Output (V)																						
000	0																						
001	0.625																						
010	1.5625																						
011	2.0																						
100	2.5																						
101	3.125																						
110	3.4375																						
111	4.275																						
	c)	Establish the relevance of any four specifications of DAC.	COI	POI	08																		
		UNIT - V																					
6	a)	For the cyclic DAC, determine the gain error for a 3-bit conversion if the feedback amplifier had a gain of $0.45V/V$ . Assume that $V_{ref}=5V$ .	COI	POI	06																		

	b)	Identify the disadvantages of single slope integrating ADC and explain the circuits used to overcome these disadvantages.	CO1	PO1	10
	c)	Design a 3-bit generic current-steering DAC. Assume that each current source I is 10 $\mu$ A. Find the total output current for each input code.	CO3	PO3	04
		<b>OR</b>			
7	a)	Illustrate the working of a cyclic ADC with a suitable example.	CO1	PO1	10
	b)	Explain the principle of successive approximation. Assume that $V_{in} = 2.6$ V, $V_{REF} = 5$ V and 4-bit for the successive approximation ADC and that the comparator, because of its offset, makes the wrong decision for the MSB conversion. What will be the final digital output?	CO1	PO1	10

\*\*\*\*\*