

B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

September / October 2024 Supplementary Examinations

Programme: B.E.

Branch: Electronics and Communication Engineering

Course Code: 19EC6PCMSD



Course: Mixed Signal Design


Semester: VI

Duration: 3 hrs.

Max Marks: 100

Instructions: 1. Answer any FIVE full questions, choosing one full question from each unit.
2. Missing data, if any, may be suitably assumed.

Important Note: Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.			UNIT - I	CO	PO	Marks
	1	a)	A source follower using NMOS current source, which operates as a level shifter is designed to increase the output level by 1V than the input level. Determine the sizes of the transistors if $I_{D1}=I_{D2}=0.5\text{mA}$, $V_{GS2}-V_{GS1}=0.5\text{V}$, $\mu_n C_{ox}=100\mu\text{A/V}^2$, $V_{TH}=0.7\text{V}$, $\lambda=\gamma=0$.	CO1	PO1	8
		b)	Illustrate the working of common source amplifier with resistive load.	CO1	PO1	6
		c)	For the circuit shown in Fig. 1, if I_{REF} requires 0.5 V to operate as a current source, Determine its maximum value?	CO1	PO1	6
			 <p>Fig. 1</p>			
			UNIT - II			
	2	a)	Determine the input common-mode voltage range and the closed loop output impedance of the unity gain buffer shown below in Fig. 2, given: threshold voltage of each device 0.7 V and overdrive voltage 0.3 V. Comment on the result.	CO1	PO1	10
			 <p>Fig. 2</p>			

	c)	<p>In the circuit shown in Figure 5, $C_{in} = 0.5 \text{ pF}$ and $C_H = 2 \text{ pF}$. Determine the minimum op amp gain that guarantees a maximum gain error of 0.1%?</p>  <p style="text-align: center;">Fig. 5</p>	CO1	PO1	6
		UNIT - V			
6	a)	Discuss mixed signal layout issues at system, device and interconnect levels.	CO1	PO1	10
	b)	Plot the transfer curve of a 3-bit R-2R DAC if $R = 1.1 \text{ k}\Omega$ and $2R = 2 \text{ k}\Omega$ by making a table of the actual output voltage for each input combinations. Label the node voltage for each input combination, given $V_{REF} = 5 \text{ V}$. If the switches are ideal, determine the maximum INL and DNL of the converter.	CO2	PO2	10
		OR			
7	a)	With the help of neat diagram discuss the construction and working of charge-scaling DACs.	CO1	PO1	10
	b)	Compare the various types of ADC and also discuss the principles of successive approximation ADC.	CO2	PO2	10
