

U.S.N.

**B.M.S. College of Engineering, Bengaluru-560019**

Autonomous Institute Affiliated to VTU

**September / October 2024 Supplementary Examinations****Programme: B.E.****Branch: Electronics & Telecommunication Engg****Course Code: 22ET5PE1DD****Course: DIGITAL SYSTEM DESIGN****Semester: V****Duration: 3 hrs.****Max Marks: 100**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

<b>Important Note:</b> Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.			<b>UNIT - I</b>	<i>CO</i>	<i>PO</i>	<b>Marks</b>
	1	a)	Write a Verilog code for any five gates in different modules.	<i>CO1</i>		<b>10</b>
		b)	Draw the state level diagram and develop the Verilog for a non-overlapping Mealy state machine which produces output as '1' if the input bit stream is "1101" with neat indentation.	<i>CO2</i>	<i>PO1</i>	<b>10</b>
			<b>OR</b>			
	2	a)	What is FSM? With a neat block diagram explain the different types of FSMs?	<i>CO1</i>		<b>10</b>
		b)	Mention any four Verilog operators and illustrate the same using data flow modeling.	<i>CO1</i>		<b>10</b>
			<b>UNIT - II</b>			
	3	a)	Realize CMOS Inverter using MOS switches and write the Verilog description for the same.	<i>CO2</i>	<i>PO1</i>	<b>10</b>
		b)	For the following Verilog constructs what is the interpretation of the synthesis tools to translate for gate-level representation. i)The if statement ii)The case statement iii)The always statement Write a simple Verilog code to justify the above statements.	<i>CO2</i>	<i>PO1</i>	<b>06</b>
		c)	Which are the Verilog operators supported for synthesis (any 4).	<i>CO1</i>		<b>04</b>
			<b>UNIT - III</b>			
	4	a)	Explain the different types of PLDs.	<i>CO1</i>		<b>10</b>
		b)	What is FPGA? Explain the different components of FPGA.	<i>CO1</i>		<b>10</b>
			<b>UNIT - IV</b>			
	5	a)	Design and write Verilog code to implement the functionality of 4-bit Carry Look Ahead Adder.	<i>CO2</i>	<i>PO1</i>	<b>10</b>

	b)	Design and write Verilog code to implement multiplication of two, 2-bit binary numbers.	CO2	PO1	10
		<b>OR</b>			
6	a)	Design and write Verilog code to implement the functionality of 1-bit Full Adder using Data flow modeling.	CO3	PO3	10
	b)	Illustrate the concept of division for two 4-bit numbers	CO2	PO1	10
		<b>UNIT - V</b>			
7	a)	What are SM charts and explain the components of SM charts.	CO1		10
	b)	Explain the derivation of SM Charts for any digital system.	CO1		10

\*\*\*\*\*

SUPPLEMENTARY EXAMS 2024