

U.S.N.								
--------	--	--	--	--	--	--	--	--

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## August 2024 Semester End Main Examinations

**Programme: B.E.**

**Semester: IV**

**Branch: EEE/ECE/EIE/ETE/MD**

**Duration: 3 hrs.**

**Course Code: 22ES4PCAPP**

**Max Marks: 100**

**Course: ARM Processor and Programming**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed. 3. Internal Choice Units 2&3

MODULE - I			CO	PO	Marks
1	a)	Outline the Harvard and Von-Neumann Style of Processor /Controller Architectures with a neat diagram. Analyze the advantage and disadvantage of each architecture	CO2	PO2	<b>06</b>
	b)	Explain the operating steps for program execution using a neat diagram showing the connections between processor (identify the different elements of the processor) and memory.	CO1	PO1	<b>08</b>
	c)	Identify the advantages and disadvantages of single bus structure and Multiple bus structure	CO1	PO1	<b>06</b>
MODULE - II					
2	a)	Explain ARM core dataflow model with a neat diagram	CO1	PO1	<b>08</b>
	b)	Analyze atleast five features of ARM instruction set that make it suitable for embedded applications.	CO2	PO2	<b>06</b>
	c)	Develop an ARM Assembly Language Program to find the largest of a number in a series of seven 32 bit numbers stored in memory	CO3	PO3	<b>06</b>
OR					
3	a)	Analyze how the CPSR helps to monitor and control internal operations of the ARM Processor.	CO2	PO2	<b>06</b>
	b)	Explain the single register and multiple register Load-Store instructions with examples.	CO1	PO1	<b>08</b>
	c)	Analyze the Code snippet for Pre- and Post- values, indicating clearly what the instructions do and provide the Post-values: (i) PRE: R1 = 0x11111111, R2 = 0x01100101 INSTRUCTION : <b>BIC R0, R1, R2</b> (ii) PRE: R2 = 0XA0000030, R0 = 0x00000000 INSTRUCTION : <b>MOV R0, R2, ASR #2</b>	CO2	PO2	<b>06</b>

**Important Note:** Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.

		(iii) PRE: R0 = 0X00000000, R1 = 0x00000077 INSTRUCTION : <b>RSB R1, #0</b>			
<b>MODULE - III</b>					
4	a)	Using the checksum function written in C (for N items of integer data), analyze (with corresponding assembly code) how the use of a DO-WHILE loop provides a more efficient implementation than a for-loop using a countdown counter.	CO2	PO2	<b>10</b>
	b)	What is the guidance for efficient use of C-types	CO2	PO2	<b>05</b>
	c)	What do you mean by instruction scheduling? explain	CO3	PO3	<b>05</b>
<b>OR</b>					
5	a)	Using the checksum function written in C (for N items of integer data), analyze (with corresponding assembly code) how the use of LOOP UNROLLING provides a more efficient implementation	CO2	PO2	<b>08</b>
	b)	What is the guidance for writing loops effectively	CO2	PO2	<b>05</b>
	c)	List 'c' data types. Explain the disadvantage of using 'char' data type in Embedded C program.	CO3	PO3	<b>07</b>
<b>MODULE - IV</b>					
6	a)	Articulate mapping of ARM modes with exceptions and describe the Interrupt Vector table.	CO4	PO4	<b>06</b>
	b)	Outline the steps involved in the structured design of a non-nested interrupt handler routine with a neat diagram	CO4	PO4	<b>08</b>
	c)	Identify the different types of interrupts available with the ARM Processor and briefly explain them.	CO4	PO4	<b>06</b>
<b>MODULE - V</b>					
7	a)	Explain the architecture of LPC 2148 and discuss its salient features.	CO5	PO5	<b>08</b>
	b)	Distinguish between the terms 'Firmware' and 'Bootloader'	CO5	PO5	<b>06</b>
	c)	Explain the fundamental Components of an Embedded Operating System	CO5	PO5	<b>06</b>

\*\*\*\*\*