

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## January / February 2025 Semester End Main Examinations

**Programme: B.E.**

**Branch: Medical Electronics Engineering**

**Course Code: 22MD5PE1VL**


**Course: VLSI DESIGN**

**Semester: V**


**Duration: 3 hrs.**

**Max Marks: 100**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

UNIT - I			CO	PO	Marks
1	a)	<p>Design a CMOS logic Gate for the function:</p> $f(a, b, c) = \overline{a \cdot (b + c)}$ <p>using minimum number of transistors.</p>	CO1	PO1	<b>08</b>
	b)	<p>Design the following using 8:1 MUX:</p> <ul style="list-style-type: none"> <li>i) CMOS NAND3 gate</li> <li>ii) CMOS NOR3 gate</li> </ul>	CO1	PO1	<b>06</b>
	c)	<p>Discuss why PMOS transistors are often preferred for implementing logic 1, while NMOS transistors are favored for logic 0.</p>	CO1	PO1	<b>06</b>
<b>OR</b>					
2	a)	<p>The output of a nFET is used to drive the gate of another nFET as shown in Fig.2a. Assume that <math>V_{DD} = 3.3V</math> and <math>V_{Th} = 0.6 V</math>. Find the output voltage <math>V_{out}</math> when the input voltages are at the following values:</p> <ul style="list-style-type: none"> <li>i) <math>V_a = 3.3 V</math> and <math>V_b = 3.3 V</math></li> <li>ii) <math>V_a = 0.5 V</math> and <math>V_b = 3.0 V</math></li> <li>iii) <math>V_a = 2.0 V</math> and <math>V_b = 2.5 V</math></li> <li>iv) <math>V_a = 3.3 V</math> and <math>V_b = 1.8 V</math></li> </ul>	CO2	PO3	<b>08</b>
	 <p>Fig.2a</p>				
	b)	<p>Consider two input XOR function <math>a \oplus b</math> to design:</p> <ul style="list-style-type: none"> <li>i) XOR gate using 4:1 MUX</li> <li>ii) 2 input XNOR by modifying the circuit.</li> <li>iii) A full adder with inputs <math>a, b, c</math> to calculate the sum bit, <math>S = a \oplus b \oplus c</math></li> </ul>	CO2	PO3	<b>08</b>
	c)	<p>Explain AND &amp; OR logic operation using assert high switches and verify the truth table.</p>	CO1	PO1	<b>04</b>

**Important Note:** Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.

<b>UNIT - II</b>					
3	a)	<p>Derive the relationship between sheet resistance and line resistance, emphasizing how sheet resistance influences the overall line resistance. For the interconnect pattern shown in Fig. 3a, the line has a width of 1 Unit and the sheet resistance is <math>R_s = 25\Omega</math>. Find the resistance from A to B if each corner square contributes a factor of 0.625 of a “straight-path” square.</p>  <p>Fig.3a</p>	CO3	PO2	<b>08</b>
	b)	<p>A sample of silicon is doped with Arsenic with <math>N_d = 4 \times 10^{17} \text{ cm}^{-3}</math>.</p> <ol style="list-style-type: none"> <li>Find the majority carrier density</li> <li>Find the minority carrier density</li> <li>Calculate the electron and hole mobilities and then find the conductivity of the sample.</li> </ol>	CO3	PO2	<b>06</b>
	c)	<p>Define Euler graph and outline the key characteristics using an example.</p>	CO3	PO2	<b>06</b>
	<b>OR</b>				
4	a)	<p>Consider the logic function <math>F = \text{not}(a+b.c)</math></p> <p>Design the CMOS logic gate and layout that provides this function.</p>	CO2	PO3	<b>07</b>
	b)	<p>Describe the primary layers found in a CMOS integrated circuit, including the semiconductor substrate, gate oxide, polysilicon, and metal layers. What is the function of each layer?</p>	CO2	PO3	<b>06</b>
	c)	<p>Describe the factors that influence the layout geometry of CMOS gates, including transistor sizing, spacing, and interconnect routing.</p>	CO2	PO3	<b>07</b>
<b>UNIT - III</b>					
5	a)	<p>Describe the typical DC voltage transfer characteristics (VTC) of a CMOS inverter, highlighting the key regions and important voltage levels.</p>	CO3	PO2	<b>08</b>
	b)	<p>Find the ratio <math>\beta_n / \beta_p</math> needed to obtain an inverter midpoint voltage of <math>V_M = 1.3V</math> with a power supply of 3V. Assume that <math>V_{Tn} = 0.6V</math> and <math>V_{Tp} = -0.82V</math>. What would be the relative device sizes if <math>K'n = 110\mu\text{A/V}^2</math> and the mobility values are related by <math>\mu_n = 2.2\mu_p</math>?</p>	CO3	PO2	<b>06</b>

	c)	Discuss the voltage transfer characteristics (VTC) of a CMOS NAND2 gate and derive the expression for $V_M$ for the case of simultaneous switching.	CO3	PO2	<b>06</b>
		<b>OR</b>			
6	a)	Identify the sources of power dissipation in a CMOS inverter. Justify your answer to say the dynamic and static power dissipation differs from each other.	CO3	PO2	<b>07</b>
	b)	What role does parasitic capacitance play in the DC characteristics and switching behavior of CMOS gates? Discuss its impact on performance.	CO3	PO2	<b>07</b>
	c)	With proper analysis prove $k'n/k'p = \mu n/\mu p = r$ .	CO3	PO2	<b>06</b>
		<b>UNIT - IV</b>			
7	a)	Explain the role of sheet resistance in the MOS transistors within a CMOS inverter by using a formula for channel resistance.	CO4	PO4	<b>06</b>
	b)	Discuss the significance of area capacitance in the performance of integrated circuits and derive the formula for calculating area capacitance.	CO4	PO4	<b>08</b>
	c)	Describe about the methods for driving large capacitive loads.	CO4	PO4	<b>06</b>
		<b>OR</b>			
8	a)	Estimate the rise time and fall time delay of a CMOS inverter using appropriate circuit model.	CO4	PO4	<b>08</b>
	b)	Evaluate the propagation delay through the cascaded pass transistors network.	CO4	PO4	<b>06</b>
	c)	Explain the electrical constraints that play a crucial role in determining the appropriate layers in CMOS technology	CO4	PO4	<b>06</b>
		<b>UNIT - V</b>			
9	a)	Explain the primary scaling factors and their effect on various key parameters of MOS FET devices	CO4	PO4	<b>08</b>
	b)	Discuss on the role of interconnect and contact resistance play in influencing the performance and scalability of CMOS circuits	CO4	PO4	<b>06</b>
	c)	Illustrate the nature of and approach to structured design using parity generator as an example.	CO4	PO4	<b>06</b>
		<b>OR</b>			
10	a)	Discuss the limitations of scaling (any three)	CO4	PO4	<b>06</b>
	b)	Analyze the guidelines to be followed for large system designs in MOS technology.	CO4	PO4	<b>06</b>
	c)	Discuss how layout techniques (e.g., floorplanning, routing) are impacted by scaling. What design rules become critical in high-density layouts?	CO4	PO4	<b>08</b>

\*\*\*\*\*