

U.S.N.								
--------	--	--	--	--	--	--	--	--

# B.M.S. College of Engineering, Bengaluru-560019

Autonomous Institute Affiliated to VTU

## June 2025 Semester End Main Examinations

**Programme: B.E.**

**Semester: V**

**Branch: Medical Electronics Engineering**

**Duration: 3 hrs.**

**Course Code: 22MD5PE1VL**

**Max Marks: 100**

**Course: VLSI Design**

**Instructions:** 1. Answer any FIVE full questions, choosing one full question from each unit.  
2. Missing data, if any, may be suitably assumed.

			<b>UNIT - I</b>			<b>CO</b>	<b>PO</b>	<b>Marks</b>
<b>Important Note:</b> Completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. Revealing of identification, appeal to evaluator will be treated as malpractice.	1	a)	Review the pass characteristics of nFET and pFET .					
		b)	Design a transmission gate based 2-to-1 multiplexer.					
		c)	Discuss the different levels of design representation.					
	<b>OR</b>							
	2	a)	When would you select MOS or BJT for your application? Justify your choice.					
		b)	Design a CMOS circuit to implement the following Boolean expressions  i) $f = \overline{a} \cdot (b + c)$ ii) $f = \overline{a} \cdot b + a \cdot c + b \cdot d$					
		c)	Summarize the physical device cycle with a neat flowchart.					
	<b>UNIT - II</b>							
	3	a)	Specify the significance of Euler graph and illustrate .					
		b)	Identify the role of MOSFET layers in a N-well process.					
	<b>OR</b>							
	4	a)	Discuss the physical structure of MOSFET with relevant figures.					
		b)	State few rules about the stick diagram and sketch the stick diagram for CMOS inverter.					
<b>UNIT - III</b>								
	5	a)	Derive the expression for power dissipation of a CMOS inverter.					
		b)	Discuss the switching characteristics of two input NAND gate.					

<b>OR</b>					
6	a)	Explain the DC characteristics of CMOS inverter.	<i>CO3</i>	<i>PO2</i>	<b>12</b>
	b)	Specify the rise and fall time of a pass transistor.	<i>CO3</i>	<i>PO2</i>	<b>04</b>
	c)	Depict the DC and transient analysis of a CMOS circuit.	<i>CO3</i>	<i>PO2</i>	<b>04</b>
<b>UNIT - IV</b>					
7	a)	Define Standard capacitance $\square C_g$ and calculate its value for i) $5\mu\text{m}$ MOS circuit with gate capacitance value of $4 \times 10^{-4} \text{ pF/ } \mu\text{m}^2$ ii) $1.2\mu\text{m}$ MOS circuit with gate capacitance value of $16 \times 10^{-4} \text{ pF/ } \mu\text{m}^2$	<i>CO4</i>	<i>PO4</i>	<b>05</b>
	b)	Explain the concept of driving large capacitive loads using cascaded inverters.	<i>CO4</i>	<i>PO4</i>	<b>09</b>
	c)	Identify and explain the constraints that should be considered while choosing the layers.	<i>CO4</i>	<i>PO4</i>	<b>06</b>
<b>OR</b>					
8	a)	Derive the expression for sheet resistance $R_s$	<i>CO4</i>	<i>PO4</i>	<b>05</b>
	b)	Calculate the total delay for a pair of i) NMOS inverters ii) CMOS inverters	<i>CO4</i>	<i>PO4</i>	<b>10</b>
	c)	Illustrate the resistance calculation for the transistor channel.	<i>CO4</i>	<i>PO4</i>	<b>05</b>
<b>UNIT - V</b>					
9	a)	What are the advantages of scaling in VLSI technology? Explain different scaling models with scaling factors.	<i>CO4</i>	<i>PO4</i>	<b>10</b>
	b)	Explain the limitation of scaling on i) Miniaturization ii) Interconnect & contact resistance.	<i>CO4</i>	<i>PO4</i>	<b>10</b>
<b>OR</b>					
10	a)	Explain the different types of scaling models with derivation for channel resistance and gate delay.	<i>CO4</i>	<i>PO4</i>	<b>10</b>
	b)	Summarize the guidelines that need to be followed to have a good system design.	<i>CO4</i>	<i>PO4</i>	<b>10</b>

\*\*\*\*\*